Part Number Hot Search : 
A5800 5KPA45CA AB3526B MC3399 5236B ADXRS614 2CZEM01Z ICX278AL
Product Description
Full Text Search
 

To Download TBU-PK075-100-WH Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  features superior circuit protection overcurrent & overvoltage protection blocks surges up to rated limits high speed performance small smt package rohs compliant* agency recognition: applications slic protection cable & dsl mdu/mtu modems ont voice/dsl line cards tbu-pk series - tbu high speed protectors *rohs directive 2002/95/ec jan 27, 2003 including annex. speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. general information the tbu-pk series of bourns ? tbu ? products are low capacitance dual bidirectional high speed protection components, constructed using mosfet semiconductor technology, and designed to protect against faults caused by short circuits, ac power cross, induction and lightning surges. in addition to overcurrent protection, an added feature is the voltage monitoring on the two lines. if the voltage on the line drops below v ss then the voltage will trigger the device to switch to the blocking state. the tbu ? high speed protector placed in the system circuit will monitor the current with the mosfet detection circuit triggering to provide an effective barrier behind which sensitive electronics will not be exposed to large voltages or currents during surge events. the tbu ? device is provided in a surface mount dfn package and meets industry standard requirements such as rohs and pb free solder re? ow pro? les. agency approval tbu ? device line 1 slic line 1 line 2 slic line 2 v dd v ss description ul file number: e315805 industry standards (in conjunction with ovp device) absolute maximum ratings (@ t a = 25 c unless otherwise noted) symbol parameter part number value unit v imp peak impulse voltage withstand with duration less than 10 ms tbu-pk050-100-wh tbu-pk060-100-wh TBU-PK075-100-WH tbu-pk085-100-wh 500 600 750 850 v v rms continuous a.c. rms voltage tbu-pk050-100-wh tbu-pk060-100-wh TBU-PK075-100-WH tbu-pk085-100-wh 300 350 400 425 v t op operating temperature range -55 to +125 c t stg storage temperature range -65 to +150 c t jmax maximum junction temperature +125 c esd hbm esd protection per iec 61000-4-2 on line pads 2 kv electrical characteristics (@ t a = 25 c unless otherwise noted) symbol parameter min. typ. max. unit i trigger current required for the device to go from operating state to protected state 100 150 200 ma r device series resistance of the tbu ? device 65 80 90 r match package resistance matching of the tbu ? device #1 - tbu ? device #2 0.5 1.6 t block time taken for the device to go into current limiting 1 s i q current through the triggered tbu ? device with 50 vdc circuit voltage 0.25 0.70 1.50 ma i ss operating current with v ss = -50 v 100 a v reset voltage below which the triggered tbu ? device will transition to normal operating state 12 15 22 v v to voltage threshold offset with 60 hz applied voltage, with v ss -50 v (v ss - v lineslic ) -1.0 0.2 v v ss operating voltage range relative to v dd -180 -20 v r th(j-l) junction to package pads - fr4 using minimum recommended pad layout 65 c/w r th(j-l) junction to package pads - fr4 using heat sink on board (6 cm 2 ) (0.5 in. 2 ) 40 c/w *rohs compliant k501 c959 solutions available for gr-1089-core, itu-t and a combination of both.
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu-pk series - tbu high speed protectors functional block diagram reference application the tbu-pk series are high-speed protectors used in voice/ volp slic applications. the maximum voltage rating of the tbu ? device should never be exceeded. where necessary, an ovp device should be employed to limit the maximum voltage. a cost-effective protection solution combines bourns ? tbu ? protection devices with a pair of bourns ? movs. for bandwidth sensitive applications, a bourns ? gdt may be substituted for the mov. mov mov tbu ? device gnd -vbat line 1 slic v dd v ss line 2 slic line 1 line 2 the tbu ? device, constructed using mosfet semiconduc- tor technology, placed in the system circuit will monitor the current with the mosfet detection circuit triggering to provide an effective barrier behind which sensitive electronics are not exposed to large voltages or currents during surge events. the tbu ? device operates in approximately 1 s - once line current exceeds the tbu ? device?s trigger current i trigger . when operated, the tbu ? device restricts line current to less than 1 ma typically. when operated, the tbu ? device will block all system voltages and any other voltages including the surge in each case up to rated limits. when the voltage on the slic output is driven below (v bat ? v to ) the tbu-pk series device switches to the blocking state, regardless of output current in the device. after the surge, the tbu ? device resets when the voltage across the tbu ? device falls to the v reset level. the tbu ? device will automatically reset on lines which have no dc bias or have dc bias below v reset (such as unpowered signal lines). if the line has a normal dc bias above v reset , the voltage across the tbu ? device may not fall below v reset after the surge. in such cases, special care needs to be taken to ensure that the tbu ? device will reset, with software monitoring as one method used to accomplish this. bourns application engineers can provide further assistance. basic tbu operation line 1 high voltage switch line 1 slic v ss line 2 line 2 slic current sense + voltage comparator high voltage switch current sense + voltage comparator v ss v dd v ss v dd v dd
tbu-pk series - tbu high speed protectors speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. industry standard surge & ac tests tbu? device p/n qty. ovp device p/n qty. telcordia gr-1089-core intra-building 1500 v, 100 a 2/10 s 120v rms, 25 a, 900 s tbu-pk050-100-wh 1 mov-07d201k 2 telcordia gr-1089-core enhanced intra-building 5000 v, 500 a 2/10 s 120v rms, 25 a, 900 s tbu-pk060-100-wh 1 mov-10d201k 2 1500 v, 100 a 2/10 s 277v rms, 25 a, 900 s tbu-pk085-100-wh 1 mov-10d431k 2 itu-t k.20, k.21, k.45 basic 1500 v, 40 10/700 s 4000 v, 40 10/700 s 230 v rms 10 -1000 , 900 s 600 v rms 600 , 0.2 s TBU-PK075-100-WH 1 mov-10d361k 2 1500 v, 40 10/700 s 4000 v, 40 10/700 s 230 v rms 10 -1000 , 900 s 600 v rms 600 , 1 s tbu-pk060-100-wh 1 tisp4400m3bj 2 itu-t k.20, k.21, k.45 enhanced 1500 v, 40 10/700 s 6000 v, 40 10/700 s* 230 v rms 10 -1000 , 900 s 600 v rms 600 , 0.2 s 600 v rms 600 , 1 s* 1500 v rms, 200 2s* tbu-pk085-100-wh 1 mov-10d391k 2 1500 v, 40 10/700 s 6000 v, 40 10/700 s 230 v rms 10 -1000 , 900 s 600 v rms 600 , 0.2 s 600 v rms 600 , 1 s 1500 v rms, 200 2s tbu-pk060-100-wh 1 tisp4500h3bj 2 telcordia gr-1089-core intra-building and itu-t k.20, k.21, k.45 enhanced 5000 v, 500 a 2/10 s 120v rms, 25 a, 900 s 1500 v, 40 10/700 s 6000 v, 40 10/700 s* 230 v rms 10 -1000 , 900 s 600 v rms 600 , 0.2 s 600 v rms 600 , 1 s* 1500 v rms, 200 2s* tbu-pk085-100-wh 1 mov-10d391k 2 bourns ? tbu ? device solution * gdt special test protector with dc breakdown (dcbd) of less than 330 v . note: the le9500, le9520 and le9530 (ve950 series) require a 200 ma i trigger tbu ? device for normal operation. device pin out pad # pin out 1 line 1 2v dd 3 not used 4 line 1 slic 5 line 2 slic 6v ss 7 not used 8 line 2 pad designation 5 8 4 1 2 6
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu-pk series - tbu high speed protectors performance graphs typical v-i characteristics (tbu-pk085-100-wh) tracking voltage characteristics typical trigger current vs. temperature 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 -75 -50 -25 0 25 50 75 100 125 junction temperature (?) normalized trigger current (a) typical resistance vs. temperature 2.2 1.6 1.8 2.0 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 -75 -50 -25 0 25 50 75 100 125 junction temperature (?) normalized resistance ( ) current (50 ma/div) voltage (5 v/div) i trip v reset power derating curve one side, no pcb cu one side, 0.5 sq. in. pcb cu two sides, no pcb cu two sides, 0.5 sq. in. pcb cu junction temperature (?) 20 3.0 2.5 2.0 1.5 1.0 0.5 0.0 40 60 80 100 120 140 total max. power (w) 100 90 80 70 60 50 40 -4 -3 -2 -1 0 1 2 3 4 voltage threshold offset (v) resistance ( ) v bat range of -25 v to -150 v typical surge response voltage: 100 v/div time: 250 ns/div current: 100 ma/div (tbu-pk050-100-wh with mov-07d201k using 1800 v 1.2/50 ms surge pulse)
product dimensions pin 1 & backside chamfer 4.00 (.157) 0.00 - 0.05 (.000 - .002) 0.80 - 0.95 (.031 - .037) 6.50 (.256) 0.85 (.033) 0.85 ?0.05 (.033 ?.002) 0.90 (.035) 0.85 (.033) 0.30 (.012) 0.30 (.012) 1.335 (.053) 1.335 (.053) 1.275 (.050) 1.275 (.050) 0.85 (.033) 0.85 (.033) 0.85 (.033) 0.73 (.029) 1.20 (.047) 1.20 (.047) 1.35 (.053) 1.35 (.053) 0.85 (.033) 1.275 (.050) 0.725 (.029) 0.825 (.032) 0.70 (.028) 0.825 (.032) 0.40 (.016) 1.15 (.045) 1.25 (.049) 0.75 (.030) 0.75 (.030) 0.75 (.030) 1.30 (.051) c pin 1 0.25 (.010) 0.40 (.016) 0.70 (.028) dimensions: mm (inches) recommended pad layout tbu ? protectors have matte-tin termination ? nish. the suggested layout should use non-solder mask de? ne (nsmd). the recommended stencil thickness is 0.10-0.12 mm (.004- .005 in.) with a stencil opening size 0.025 mm (.0010 in.) less than the device pad size. as when heat sinking any power device, it is recommended that wherever possible, extra pcb copper area is allowed. for minimum parasitic capacitance, do not allow any signal, ground or power signals beneath any of the pads of the device. 5 6 7 8 4 3 2 1 speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. tbu-pk series - tbu high speed protectors dark grey areas show added pcb copper area for better thermal resistance. thermal resistance vs additional pcb cu area added cu area (sq. in.) 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 120 100 80 60 40 20 0 thermal resistance (?/w) power in one side of tbu device total power in both sides of tbu device
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. 3312 - 2 mm smd trimming potentiometer tbu-pk series - tbu high speed protectors re ow pro le pro le feature pb-free assembly average ramp-up rate (tsmax to tp) 3 c/sec. max. preheat - temperature min. (tsmin) - temperature max. (tsmax) - time (tsmin to tsmax) 150 c 200 c 60-180 sec. time maintained above: - temperature (tl) - time (tl) 217 c 60-150 sec. peak/classi? cation temperature (tp) 260 c time within 5 c of actual peak temp. (tp) 20-40 sec. ramp-down rate 6 c/sec. max. time 25 c to peak temperature 8 min. max. how to order tbu - pk 085 - 100 - wh tbu ? product series pk = dual bidirectional series impulse voltage rating 050 = 500 v 060 = 600 v 075 = 750 v 085 = 850 v trigger current 100 = 100 ma hold to trip ratio suf? x w = hold to trip ratio package suf? x h = dfn package typical part marking pin 1 manufacturing date code - 1st digit indicates the year? 6-month period. - 2nd digit indicates the week number in the 6-month period. - 3rd & 4th digits indicate specific lot for the week. 6-month period codes: a = jan-jun 2009 c = jan-jun 2010 e = jan-jun 2011 b = jul-dec 2009 d = jul-dec 2010 f = jul-dec 2011 manufacturer? trademark product code - 1st digit indicates product family: k = tbu-pk series - 2nd & 3rd digits indicate impulse voltage: 50 = 500 v 60 = 600 v 75 = 750 v 85 = 850 v - 4th digit indicates trigger current: 1 = 100 ma
speci cations are subject to change without notice. customers should verify actual device performance in their speci c applications. 3312 - 2 mm smd trimming potentiometer tbu-pk series - tbu high speed protectors ?bu?is a registered trademark of bourns, inc. in the u.s., taiwan and european community. rev. 01/11 packaging speci cations b a d c n f g (measured at hub) user direction of feed k 0 b 0 p 2 d 1 center lines of cavity embossment t d p 0 top cover tape e w p a 0 dimensions: mm (inches) a b c d g n min. max. min. max. min. max. min. max. ref. ref. 326 (12.835) 330 (13.002) 1.5 (.059) 2.5 (.098) 12.8 (.504) 13.5 (.531) 20.2 (.795) - 16.5 (.650) 102 (4.016) a 0 b 0 d d 1 e f min. max. min. max. min. max. min. max. min. max. min. max. 4.30 (.169) 4.50 (.177) 6.70 (.264) 6.90 (.272) 1.5 (.059) 1.6 (.063) 1.5 (.059) - 1.65 (.065) 1.85 (.073) 7.4 (.291) 7.6 (.299) k 0 p p 0 p 2 t w min. max. min. max. min. max. min. max. min. max. min. max. 1.0 (.039) 1.2 (.047) 7.9 (.311) 8.1 (.319) 3.9 (.159) 4.1 (.161) 1.9 (.075) 2.1 (.083) 0.25 (.010) 0.35 (.014) 15.7 (.618) 16.3 (.642) quantity: 3000 pieces per reel asia-paci c: tel: +886-2 2562-4117  fax: +886-2 2562-4116 europe: tel: +41-41 768 5555  fax: +41-41 768 5510 the americas: tel: +1-951 781-5500  fax: +1-951 781-5700 www.bourns.com


▲Up To Search▲   

 
Price & Availability of TBU-PK075-100-WH

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X